

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/645,364	08/21/2003	Gilles Amblard	H1902 / AMDP981US	H1902 / AMDP981US 7431	
23623	7590 11/02/2005		EXAM	INER	
	UROCY, LLP	CHACKO DAVIS, DABORAH			
1900 EAST 9TH STREET, NATIONAL CITY CENTER 24TH FLOOR.			ART UNIT	PAPER NUMBER	
	CLEVELAND, OH 44114		1756		

DATE MAILED: 11/02/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/645,364	AMBLARD ET AL.
Office Action Summary	Examiner	Art Unit
	Daborah Chacko-Davis	1756
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	correspondence address
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING D. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tir will apply and will expire SIX (6) MONTHS from to cause the application to become ABANDONE	N. nely filed the mailing date of this communication. ED (35 U.S.C. § 133).
Status		
 Responsive to communication(s) filed on <u>22 A</u> This action is FINAL. Since this application is in condition for alloward closed in accordance with the practice under E 	action is non-final.	
Disposition of Claims		
4) ☐ Claim(s) 1-23 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-23 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/o	wn from consideration.	
Application Papers		
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomplicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine	epted or b) objected to by the Idrawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage
Attachment(s) Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	

Art Unit: 1756

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-8, 10, and 17-23, are rejected under 35 U.S.C. 103(a) as being unpatentable over U. S. Patent No. 6,650,422 (Singh et al, hereinafter referred to as Singh) in view of U. S. Patent No. 6,6561,706 (Singh et al, herein after referred to as Singh '706) and U. S. Patent No. 6,905,949 (Arita).

Singh, in the abstract, in col 2, lines 14-52, in col 3, lines 8-20, in col 4, lines 1-12, in col 6, lines 6-66, in col 9, lines 1-15, and lines 45-49, discloses a method for mitigating asymmetry in the pattern profile of features (line widths, spacings, packing density, surface geometry) on a semiconductor device, using scatterometry techniques (using scatterometry system), and detectors that characterize and measure data from the photoresist pattern and determine the pattern profile from the collected data, storing the determined profile in the memory component of the processor system, determining the profile characteristics of each side of the photoresist pattern feature by comparing data associated with known feature profiles, and ascertaining the asymmetry for both sides of the feature. Singh, in col 9, lines 1-15, discloses that the data set associated with the features under analysis may be put into the trained neural network (artificial intelligence) which will then provide a determination of the state of the feature profile

Application/Control Number: 10/645,364

Art Unit: 1756

(making inferences), and the asymmetric information associated with the feature under analysis is feedback or fed forward into fabrication process parameters (and generating feedback) (claims 1-8, 10 and 17-23).

The difference between the claims and Singh is that Singh does not disclose that the pattern profiles determined, for mitigation, on the photoresist features are that of line-edge roughness, and critical dimensions.

Singh '706, in col 2, lines 14-66, in col 5, lines 47-67, discloses a system that monitors the photoresist pattern features and generate information from scatterometric analysis, and control subsequent processes based on the collected data from monitoring previous processes, and therefore facilitate achieving desired critical dimensions and pattern dimensions (such as width, spacing, slope of the sides of a feature, etc.).

The difference between the claims and Singh in view of Singh '706 is that Singh in view of Singh '706 does not disclose the mitigation of line-edge roughness.

Arita, in col 4, lines 1-9, discloses a non-lithographic shrink component employed to eliminate the edge roughness of the resist pattern (line-edge roughness).

Therefore, it would be obvious to a skilled artisan to modify Singh by employing the method of monitoring features such as CD and LER as suggested by Singh '706 because Singh '706, in col 2, lines 46-63, and in col 3, lines 1-28, discloses that determining desired critical dimensions and characteristics of patterned features lead to substantial uniformity of critical dimensions between layers, which in turn facilitates higher speeds in such chips. It would be obvious to a skilled artisan to modify Singh in

Application/Control Number: 10/645,364

Art Unit: 1756

view of Singh '706 by employing the method suggested by Arita to eliminate the edge

roughness of the photoresist pattern because the Arita, in col 4, lines 1-9, and in col 5,

lines 15-42, discloses that the elimination of the edge roughness (by a non-lithographic

component) of the resist pattern in the extending direction i.e., line direction prevents

the variation of the linewidth of the resist pattern.

3. Claims 9, 11-16, are rejected under 35 U.S.C. 103(a) as being unpatentable over

U. S. Patent No. 6,650,422 (Singh et al, hereinafter referred to as Singh) in view of U. S.

Patent No. 6,6561,706 (Sing et al, herein after referred to as Singh '706) and U. S.

Patent No. 6,905,949 (Arita) as applied to claims 1-8, 10, and 17-23 above, and further

in view of U. S. Patent No. 6,730,458 (Kim et al).

Singh in view of Sing '706 is discussed in paragraph no. 2.

Singh, in the abstract, in col 2, lines 14-52, in col 3, lines 8-20, in col 4,

lines 1-12, in col 6, lines 6-66, in col 9, lines 1-15, and lines 45-49, discloses

determining the photoresist pattern profile from the collected data, storing the

determined profile in the memory component of the processor system, determining the

profile characteristics of each side of the photoresist pattern feature by comparing data

associated with known feature profiles, and ascertaining the asymmetry for both sides

of the feature. Singh, in col 9, lines 1-15, discloses that the data set associated with the

features under analysis may be put into the trained neural network (artificial intelligence)

which will then provide a determination of the state of the feature profile (making

inferences), and the asymmetric information associated with the feature under analysis

is feedback or fed forward into fabrication process parameters (and generating feedback) (claims 11-14, and 16).

The difference between the claims and Singh in view of Singh '706 and Arita is that Singh in view of Singh '706 and Arita does not disclose that the non-lithographic shrink component comprises one of the claimed components recited in claims 9, and 15.

Kim, in col 2, lines 3-16, discloses using RELACS processes (non-lithographic shrink component) for correcting line-edge roughness.

Therefore, it would be obvious to a skilled artisan to modify Singh in view of Singh '706 by employing RELACS processes suggested by Kim because Kim, in col 2, lines 3-24, discloses that implementing RELACS and thermal flow in photoresist pattern results in the reduction of viscosity of the polymerized photoresist and allows it to flow or slump, thereby reducing of the size of the contact openings to achieve fine patterns of desired contact hole sizing.

Response to Arguments

4. Applicant's arguments with respect to claims 1-8, 10, and 17-23, filed August 22, 2005, have been considered but are moot in view of the new ground(s) of rejection. The 103 rejection of claims 1-8, 10, and 17-23, made in the previous office action (paper no. 0627) has been withdrawn. A new 103 rejection is made over claims 1-8, 10, and 17-23.

Application/Control Number: 10/645,364 Page 6

Art Unit: 1756

A) Applicants argue that neither Singh nor Singh '706 address a non-lithographic shrink technique for the mitigation of line-edge roughness reduction.

See paragraph nos. 2, and 4 above.

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daborah Chacko-Davis whose telephone number is (571) 272-1380. The examiner can normally be reached on M-F 9:30 - 6:00. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark F Huff can be reached on (571) 272-1385. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

ded

October 31, 2005.

JOHN A. MCPHERSON PRIMARY EXAMINER